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This work is about the design and implementation of ultra-low-power biomedical 
sensor interface circuits that are suitable for telemetric medical applications and in 
particular for wearable ECG devices. It is motivated by the increasing awareness and 
demand in pervasive and remote personal healthcare services due to population age-
ing; inspired and impelled by the rich options offered by today’s microelectronic 
technology and material and biomedical sciences. Its preliminary outcome, as docu-
mented in the dissertation, is the world’s first sub-µW ECG sensor interface chip. 
The sensor interface chip integrates a low-noise frontend amplifier with program-
mable bandwidth and gain, and a 12-bit SAR ADC incorporating a dual-mode low-
power clock module. The ultra-low power consumption is achieved through optimal 
system partitioning derived from the most efficient S/H duty ratio, and extensive ap-
plications of subthreshold circuit design techniques. A novel cross-coupled pseudo-
resistor structure that favors both electrical balance and resistance tunability is pro-
posed for onchip high-pass cutoff frequency tuning. The gain control is implemented 
by a novel “flip-over-capacitor” structure that eliminates the low frequency gain inter-
ruption due to the finite off-state resistance of the MOS switches. The dual-mode 
clock module offers options of both a more accurate crystal driver and a more power 
conserving relaxation oscillator, targeting applications with different power and accu-
 vii 
racy requirements. 
Fabricated in AMS 0.35-µm CMOS baseline process and operated at 1-V supply, 
the sensor interface chip features 0.6% of worst-case THD, 57 dB of dynamic range 
and 3.26 of NEF for the frontend amplifier; +0.8/−0.6 LSB of DNL, ±1.4 LSB of INL 
and 10.2 ENOB for the ADC. The power consumption for the entire chip is measured 
to be 445 nW in the minimum band QRS detection mode, and 895 nW in the full band 
ECG acquisition mode. 
A miniature ECG plaster prototype based on the sensor interface chip and a com-
mercial ZigBee transceiver is thereafter demonstrated. The captured ECG data are ei-
ther stored locally to a Micro SD card or sent out to base stations or routers over Zig-
Bee radio. 
Also documented in the dissertation are some supportive information, considera-
tions and analyses throughout the work. They include the introduction to the cardiac 
cycle, ECG signals and lead systems; the studies on the settling behavior and scalabil-
ity of the first order S/H system, and on the static nonlinearity of the binary search 
capacitive DAC, etc. 
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In recent years, personal telemetric medical system has attracted increasing atten-
tion as it reveals to be a promising solution to the overwhelming demand in healthcare 
industry due to population ageing. Based upon a prevention-oriented model and a 
pervasive, remote and continuous monitoring methodology, such system can buy doc-
tors in-depth and real-time knowledge to patients’ health conditions without much 
interference to their daily lives. As a direct benefit, precautionary measures and early 
treatments can be taken before serious disease attacks to save precious lives. 
Similar to conventional biomedical devices, telemetric medical system needs to 
first of all capture and preprocess informative vital signs and physiological signals, 
and prepare them for further monitoring and diagnoses. This very frontend of the bio-
medical system chain is usually termed “sensor interface”. At present, commonly 
used sensor interface circuits can capture bio-signals including body temperature, 
blood pressure, respiratory rate, electrocardiogram (ECG), electroencephalogram 
(EEG), etc. This work deals primarily with ECG signal and its corresponding sensor 
interface circuits that are tailored specifically for personal telemetric medical purposes. 
Chapter 1: Introduction 
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However, many of the design techniques discussed here have been derived generically 
for ultra-low-power circuits, and can be readily applied to other biological forms. 
The organization of this dissertation is as follows. Chapter 2 outlines a brief back-
ground of the ECG signal and its acquisition, provides an overview of the require-
ments and challenges in telemetric ECG sensor interface design, and reviews some of 
the popular solutions in the field. Chapter 3 describes the proposed system architec-
ture that aims to achieve an optimal balance between performance and power con-
sumption. Chapters 4 and 5 details the circuit level design challenges and the tech-
niques proposed to hurdle them. The experimental results of the fabricated integrated 
circuit and the prototype wearable ECG device are demonstrated in Chapter 6. Chap-
ter 7 concludes the work. 
The results of this work were published and presented at 2008 Symposium on 
VLSI Circuits [1]; and published in the IEEE Journal of Solid-State Circuits [2]. 
Other publications include [3], [4] and [5]. 
 3 
Chapter 2 
Overview of the ECG Signal and 
ECG Sensor Interface System 
2.1 Background of the Human ECG and its Acquisition 
2.1.1 Formation of the ECG Signal 
The ECG signal reflects the electrical activities of a person’s heart over time. Not 
only does it reflect his or her heartbeat, but it also provides greater insight to the de-
tailed biological activities of the heart. Because it can be obtained through simple and 
nonintrusive procedures, the ECG signal has been one of the most sophistically stud-
ied and widely used indicators for diagnosing heart diseases. 
Based on the early studies on dogs in the 1950s and the later similar studies on the 
human heart in the 1970s [6], it is commonly accepted that the ECG signal is essen-
tially generated from the propagation of dipole wavefronts across the heart tissue that 
originate from the depolarization and repolarization processes in the heart cells. This 
is better understood from the illustrations in Fig. 2.1. 
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The 3-vector triangle in each of the 8 phases represents the Einthoven limb leads 
configuration, which will be described later. The thick yellow vector denotes the re-
sultant dipole from the depolarization/repolarization wavefronts. Assuming the human 
Figure 2.1: The formation of the ECG signal in the Einthoven limb leads [6]. 
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body is a homogeneous medium, the projections of this dipole to the three limb leads 
form the actual voltage readouts obtained from the Einthoven configuration. 
A brief description of the 8 phases in Fig. 2.1 is as follows. 1) The electric activa-
tion starts at the sinus node, and spreads along the atrial walls. The even propagation 
generates a positive P wave in all three limb leads. 2) After the depolarization wave-
front has reached the atrioventricular (AV) node, it slows down and produces a few 
tens of milliseconds of flat response. Then the propagation proceeds along the inner 
walls of the ventricles and initiates the ventricular depolarization from the left side of 
the interventricular septum. This results in a negative Q wave in Leads I and II. 3) The 
ventricular depolarization now progresses on both sides of the septum, and produces a 
dipole pointing towards the apex, and in turn an upward R wave in all three leads. 4) 
The depolarization gradually propagates through the ventricular walls, with slower 
progress in the left ventricle due to thicker tissue. The resultant dipole vector turns 
leftwards, and the R wave in Leads I and II reaches maximum. 5) The depolarization 
in the left ventricle continues to the basal region. With the decrease of wavefront area, 
the dipole vector begins to drop and so does the R wave. 6) The ventricular depolari-
zation now finishes. All leads return to rest state. 7) The ventricular repolarization 
starts from the epicardial surface of the left ventricular wall and diffuses inwards. This 
produces a positive T wave in Leads I and II and a negative one in Lead III. 8) The 
repolarization finishes and the heart is ready for the next cardiac cycle. 
2.1.2 The ECG signal and the Cardiac Cycle 
Fig. 2.2 depicts one cycle of the typical ECG signal obtained from Lead II and re-
corded on the standard ECG paper. The deflections are named in alphabetic order as P 
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wave, QRS complex, T wave and U wave respectively. The various segments and in-
tervals are defined and used extensively in diagnoses. 
 
The P wave corresponds to the atrial depolarization. The ventricular depolariza-
tion occurs during the QRS complex. The repolarization of the atria also takes place in 
this interval but is too small to be observed in the ECG. The T wave forms when the 
ventricles repolarize from activation. The formation of the U wave is not very clear 
Figure 2.2: The normal ECG signal in one cardiac cycle [6]. 
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yet, and it is normally seen in 50% to 75% of ECGs [7]. 
In addition to direct profiling of the electric activities in the heart, the ECG signal 
also closely corresponds to other cardiac events and signals in each cardiac cycle, as 
illustrated in Fig. 2.3. Evidently, the ECG is essentially an electric view of the cardiac 
cycle. 
 
2.1.3 Lead Systems 
The ECG signal is usually obtained from nonintrusive skin electrodes, and differ-
ent probing sites and combinations can result in different lead configurations and dif-
ferent perspectives of the heart activities. 
Figure 2.3: Two cycles of cardiac events in the left ventricle [8]. 
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One of the most commonly applied lead systems in clinical diagnoses is the 12-
lead configuration. It consists of 3 bipolar Einthoven limb leads, 3 unipolar aug-
mented limb leads and 6 unipolar precordial leads. 
The three Einthoven limb leads were proposed by Willem Einthoven in 1908 [6], 
and are formed by three electrodes attached to the right arm, the left arm and the left 
leg respectively. This is illustrated in Fig. 2.4, wherein the three lead vectors form the 
Einthoven triangle. Since all the three leads source their differential poles directly 
from the respective electrodes, they are termed bipolar leads. 
 
The rest nine leads are unipolar leads in the sense that each of them has only one 
true pole from one of the electrodes, with the other reference pole calculated from the 
signals acquired from many other electrodes. 
 
Figure 2.4: Einthoven limb leads and Einthoven triangle [6]. 
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One example of unipolar leads (not included in the 12-lead system) can be derived 
from the Einthoven triangle by averaging the potentials on the 3 limb electrodes to 
obtain the reference pole, as shown in Fig. 2.5. This reference pole is termed the Wil-
son central terminal (CT) after its inventor Frank Norman Wilson. The CT pole then 
pairs with the three limb electrodes/poles to form three unipolar limb leads. 
 
In the 12-lead system, three unipolar limb leads are derived slightly differently, by 
omitting one of the three resistors in calculating the reference pole, as illustrated in 
Fig. 2.6. With the reference pole slightly bent towards the other two electrodes, the 
obtained unipolar leads aVL, aVF and aVR are augmented version of the aforemen-
tioned unipolar limb leads. Therefore, they are termed augmented leads. It can be 
shown that the ECG signals obtained from the augmented leads are 50% higher than 
 
Figure 2.5: The Wilson central terminal (CT) [6]. 
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their counterparts based on the CT reference pole. 
 
The rest six precordial leads V1 – V6 in the 12-lead system are obtained from the 
chest electrodes as shown in Fig. 2.7. 
 
All six leads are unipolar leads that take the Wilson CT as the reference pole. 
 
Figure 2.7: The precordial leads in the 12-lead system [6]. 
Figure 2.6: The three augmented limb leads in the 12-lead system [6]. 
Chapter 2: Overview of the ECG Signal and ECG Sensor Interface System 
11 
They provide a horizontal perspective of the heart activities, in contrast with the verti-
cal views from the 6 limb leads. 
Assuming the heart is an ideal dipole source and the human body is a homogene-
ous volume conductor, three vectors would be sufficient to describe all the heart ac-
tivities. In other words, three independent leads, for instance, Leads I, II and V2 can 
construct a complete heart model, whereas the rest nine leads are redundant. In reality, 
however, due to the distributed nature of cardiac sources and the inhomogeneity of 
body tissues, all the precordial leads are of diagnostic significance. Therefore, only 
four of the limb leads are redundant. 
In telemetric ECG applications, especially in the context of wearable ECG devices, 
it is neither convenient nor necessary to have all the 12 leads or 10 electrodes (9 prob-
ing electrodes + 1 ground electrode) in most cases. Usually a limb lead, e.g. Lead II, 
or a precordial lead, e.g. Lead V2, can tell much of the information the doctor needs 
for the patient monitoring. 
2.2 Specifications of Telemetric ECG Sensor Interface 
The general task of the ECG sensor interface system is to acquire ECG signals 
from the respective electrodes, filter and amplify them, and finally convert them into 
digital forms for easy storage, processing and lossless transmission. It is essentially an 
analog-to-digital frontend tailored for the ECG acquisition purpose. 
2.2.1 General Requirements for ECG Sensor Interface 
Like most application-specific systems, the ECG sensor interface system is usu-
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ally customized to better cater the ECG signal. Some of the general considerations in 
customization are listed as follows. 
a) Input range (differential mode) 
The differential mode ECG signals acquired from the limb leads are normally in 
the range of a few hundred µV to one mV or slightly higher. The ones acquired from 
the precordial leads could be a bit higher, but still within a few mV. Typically, the 
differential input range of an ECG sensor interface is set to ±2.5 mV to ±5.0 mV. 
b) Dynamic range 
While the differential input range quantizes the upper signal rail of the dynamic 
range, the smallest feature size the sensor interface needs to resolve defines the lower 
rail. In a typical ECG recording, the smallest deflection that is of diagnostic signifi-
cance, e.g. the P or U wave, can be well below 100 µVp-p. It should be noted that in 
formal cardiac diagnoses, not only is the detection of such features alone useful, but 
the detailed resolution of the feature shapes is also of great importance. Therefore, the 
ECG sensor interface should provide at least one order of magnitude finer, i.e., lower 
than 10 µVp-p, of effective resolution, which translates to a dynamic range of 54 dB to 
60 dB. On the other hand, in coarse monitoring, where the larger characteristics such 
as the QRS complex are typically of greater interest, the requirement for the dynamic 
range is much relaxed to 42 dB to 48 dB. 
c) Input range (common mode) 
Depending on the architecture, the common mode input range or maximum DC 
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offset can be limited by various factors. In a conventional DC-coupled ECG frontend, 
it is mostly defined by the input range of the input amplifiers. In a complete AC-
coupled circuit where input amplifiers are DC-isolated from the electrodes, it is usu-
ally limited by the DC limiting circuitry, e.g. the electrostatic discharge (ESD) protec-
tion module. Typically, this value can be safely set to a few hundred mV. 
d) Common mode rejection ratio (CMRR) 
The CMRR of a system is defined as the ratio of the differential mode gain over 
the common mode gain. This is a critical parameter in ECG sensor interface designs 
because the patients are often exposed to common mode interferences, among which 
the most common source comes from the power lines. Recall that in a standard 12-
lead ECG system, in addition to the nine electrodes that form the twelve leads, a tenth 
electrode is required to level the common mode voltages of the human body and the 
sensor interface. If the contact resistance at this electrode is high, the sensor interface 
will have to take considerable amount of common mode injections produced by the 
interference current. Sometimes the common mode voltage drop across this tenth 
electrode due to the power line interference can be up to Volt level, approaching the 
supply voltage of the sensor interface system. If no other preventive measures are 
taken in this case, the sensor interface must keep the common mode gain below 1 to 
avoid extensive output saturation and signal distortions. For a system with 60-dB dif-
ferential gain, this corresponds to at least 60-dB CMRR (large signal). 
e) Input impedance 
From the cardiac sources to any of the electrodes, the current path can be roughly 
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divided into two parts: the internal path and the skin-to-electrode contact. The internal 
resistance of the human body is usually in the range of 1 kΩ, which can be safely ig-
nored. The skin-to-electrode contact resistance, on the other hand, can reach up to 100 
kΩ according to [9]. This can create at least two problems on the sensor interface with 
poorly controlled input impedance. First, it degrades the signal seen by the sensor in-
terface, as the contact resistance acts as the source resistance. The degradation could 
be “nonlinear” in the frequency domain, which may interfere with the bandwidth con-
trol. Second, when the two electrodes sourcing the differential input of the sensor in-
terface differ considerably in contact resistance, the different source gains can trans-
form any common mode interference, e.g. the power line noise, into differential mode 
signal. This will significantly degrade the CMRR. Therefore, the input impedance of 
the sensor interface must be orders of magnitude higher than the highest contact resis-
tance. In practice, the typically used value is 10 MΩ @ 10 Hz. 
f) Bandwidth and sampling frequency 
At the lower end of the frequency domain, the ECG sensor interface system needs 
to filter out the DC offset and the baseline wander from the patients, which can origi-
nate from charge accumulation, perspiration, respiration, and body movements etc. A 
typical cutoff frequency used in diagnoses is 0.01 – 0.05 Hz. Sometimes a higher 
value of 0.5 Hz or above is chosen in QRS monitoring for better baseline filtering and 
faster settling. However, it should be noted that such a high cutoff point can distort 
the low frequency components in the ECG such as the S-T segment, and therefore 
should be avoided in formal diagnoses. 
At the higher end of the frequency domain, the sensor interface system needs 
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about 150 – 300 Hz bandwidth to cover all the information in the ECG signal. How-
ever, since majority of the ECG energy resides below 30 Hz, it is also a common 
practice to set the cutoff at 30 Hz in the monitoring mode to save power. 
If a Nyquist rate analog to digital converter (ADC) is used in the signal digitiza-
tion, the filtered ECG must be sampled at over twice the signal bandwidth. Depending 
on the high pass cutoff frequencies, 500 S/s – 1 kS/s are common choices. 
g) Gain adjustment 
The ECG signals acquired in reality can differ considerably in magnitude. A tun-
able gain in this case helps to maintain the analog output level in a certain range, 
where the ADC resolution is fully utilized. This is especially true when the system 
resolution is bottlenecked by the ADC: the boost in gain for weak input reduces the 
input-referred quantization noise and hence counteracts the degradation of the effec-
tive dynamic range. 
2.2.2 Special Requirements for Telemetric ECG Sensor Interface 
For use in portable or wearable contexts, the telemetric ECG sensor interface sys-
tem must be further optimized in the following aspects. 
a) Battery life 
One of the most desired features for a telemetric ECG sensor interface device, es-
pecially for a portable/wearable one, is ultralow power consumption. The ultra slim 
rechargeable batteries manufactured for good portability today usually have only a 
few hundred mAh of capacity. To operate the ECG device for weeks, the average cur-
Chapter 2: Overview of the ECG Signal and ECG Sensor Interface System 
16 
rent consumption thereby should be strictly controlled within mA range. Because ma-
jority of the current has to go to the telemetry or storage circuit, the sensor interface 
module can only share some tens of µA or even lower. Fortunately, the sensor inter-
face deals with low frequency and narrow bandwidth signals with medium dynamic 
range accuracy, which makes such low current consumption feasible. 
b) Form factor 
Small form factor is another essential feature for portable/wearable devices. One 
viable solution is to integrate as many functions as needed onto a single chip and to 
minimize the number of peripheral passive devices. For an ECG sensor interface sys-
tem, this includes integrating the frontend amplifiers, the filters, the ADC, the refer-
ence generator, the clock generator, the standard I/O, simple digital signal processors 
(DSPs) and the local storage controller if possible. 
2.3 Literature Review 
Various micro-power ECG and other physiology sensor interface systems have 
been proposed and demonstrated in the past decades. While most of these designs 
have chosen subthreshold mode complementary metal-oxide-semiconductor (CMOS) 
circuits for best power efficiency and design compatibility, one common deficiency 
they are faced with is the need for bulky external RC components to implement the 
high cutoff function. Reid R. Harrison proposed a simple MOS-bipolar pseudo-
resistor structure in [10], which uses small onchip active devices to generate huge re-
sistance and eliminates such deficiency. 
Fig. 2.8 shows a replica of Harrison’s amplifier, wherein M1, M2, M3 and M4 form 
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four MOS-bipolar pseudo-resistors. According to [10], each pseudo-resistor can pro-
duce up to 1013 Ω incremental resistance at small signal level. Simple math can show 
that to obtain a high-pass cutoff frequency of 0.05 Hz, C2 and C4 need only to be in pF 
range or smaller. This means all the passive components in the amplifier loop can be 
economically integrated with today’s CMOS processes. 
 
Due to its effectiveness and simplicity, Harrison’s solution has been applied ex-
tensively in physiological amplifier designs such as [11] and [12]. It should be noted 
that the pseudo-resistor structure is not only effective in setting high-pass cutoff, but 
also suitable for most DC blocking circuits with proper customizations. 
Later literature demonstrates efforts in integrating tunability into the pseudo-
resistor structure in order to compensate its high dependence on process variations. 
 
Figure 2.8: Harrison’s neural amplifier with pseudo-resistors. 
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Ming Yin proposed in [13] a tunable pseudo-resistor structure composed of an n type 
transistor and a p type transistor, whose gate voltages are controlled by the bias cir-
cuitry, as shown in Fig. 2.9. 
 
M. Chae et al. used a simpler structure in [14], wherein the resistance is controlled 
by the gate bias VB of the n transistors. 
It is noticeable that most of the fixed pseudo-resistors and all of the tunable ones 
reported to date are topologically or electrically asymmetrical. This may introduce 
baseline drifting problems that can degrade the dynamic range. Detailed discussions 
can be found in Chapter 4. 
To meet the requirements of the ECG sensor interface with maximum power effi-
Figure 2.9: Ming Yin’s amplifier with tunable pseudo-resistors [13]. 
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ciency is another major concern. On top of various low power circuit techniques such 
as the aforementioned subthreshold approach, an efficient system level function and 
power breakdown can often be deterministic. This is also reflected in the previous ex-
amples [11] and [14]. Another example is Honglei Wu’s design in [15], wherein a 
complete ECG sensor interface system is demonstrated (Fig. 2.10). 
 
Here the low-pass cutoff and the sample and hold (S/H) functions are integrated 
into the frontend amplifier LN-OTA to conserve power. The tradeoff for the approach 
is substantially extended sampling period, which is then addressed by implementing 
an intermittent ADC conversion clock that is much higher than normally needed. 
While [15] is a novel single channel design, it is not easy to port the approach to 
multi-channel ECG sensor interface systems. Moreover, the elevated clock speed can 
produce power overhead and reduce the efficiency. This dissertation will try to ad-
 
Figure 2.10: Honglei Wu’s ECG sensor interface [15]. 
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dress these problems from another approach, with a more flexible system architecture 
that is discussed in the next chapter. 
 21 
Chapter 3 
System Architecture Design† 
3.1 The Settling Behavior of the First Order S/H System 
Consider a S/H system whose higher order poles and zeros can be safely ignored. 
Assume that the S/H perturbation is injected to the input of the S/H amplifier through 
the feedback loop, and hence each sampling process can be considered as a step re-
sponse of the amplifier. 
3.1.1 Non-Return-to-Reference S/H without Slew 
Let us first consider the non-return-to-reference S/H scheme, which initiates its 
value to the previous sampled result at the beginning of each sampling interval. If the 
S/H amplifier never falls into the slewing mode (whose criteria are discussed in Sec-
tion 3.1.3), the step perturbation in each sampling interval is recovered by the linear 
settling that is controlled by the dominant pole of the amplifier. Typically, the track-
ing error at the end of each sampling process should be at least less than half of the 
least significant bit (LSB). Assuming that the maximum frequency of the input signal 
                                                 
† The discussions in this chapter assume linearity across the operation range unless otherwise stated. 
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is fsig, the S/H amplifier has a −3 dB bandwidth fSHA, and the S/H circuit works with an 
oversampling rate k, the above rule-of-thumb criterion can then be expressed against a 
rail-to-rail sine wave input Asin(2πfsigt) as follows: 


















⋅−− πηηπ ,  (3.1) 
where n is the resolution of the S/H system, and η denotes the duty ratio of the hold-











SHA .    (3.2) 
The tracking error calculated in Inequality 3.1 can be derived differently based on 

























SHA .    (3.4) 
It should be noted that both Inequalities 3.2 and 3.4 are sufficient conditions for 
the precision criterion to hold. Comparing the difference between the two, one may 
conclude that the relation between the factor πη/k and the constant 2 determines which 
requirement is more relaxed. Given that η is a fraction of unity, and k is usually 
greater than 1 in reality to avoid the aliasing problem, Inequality 3.2 serves well for 
single-channel designs in most cases (whereas Inequality 3.4 is a more suitable and 
convenient choice for multi-channel designs). 
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3.1.2 Return-to-Reference S/H without Slew 
Another group of S/H systems use the return-to-reference scheme, whereby the 
captured value is reset to a fixed reference point at the beginning of each sampling 
interval. Assuming that one such system tracks the input in a linear mode, and the 
fixed reference point is set at 0, then a similar analysis can be applied to a rail-to-rail 














,    (3.5) 
where the worst case step perturbation is A. Solving the inequality gives 





SHA .     (3.6) 
Obviously, the requirement here is more relaxed than that in the non-return-to-
reference case. 
3.1.3 S/H with Slew 
In most cases when the step perturbation is large enough, the S/H amplifier will be 
forced into slewing mode until the limited driving current can eventually support the 
linear settling. For simplicity, we will model the amplifier as a two-phase piecewise 
system, i.e., both the slewing and linear modes are constant by themselves, and the 
transition between the two is abrupt. 
Consider a closed-loop S/H amplifier constructed by an ideal two-stage opera-
tional transconductance amplifier (OTA) and a feedback factor β. The OTA is com-
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pensated by the Miller capacitor CC, and its first stage current is ID1. The slew rate 
(SR) is typically limited by 
CD CISR 1= .      (3.7) 
In linear mode, on the other hand, the voltage transition rate (LR) is given by 
( ) CDmstep CIgvLR 1⋅= β ,    (3.8) 
where vstep is the step perturbation at the amplifier output, and gm() denotes the func-
tion of the transistor transconductance against its drain current. 
From Equations 3.7 and 3.8, one may conclude that the transition point occurs at 
( ) 011 =−⋅ DDmstep IIgvβ .    (3.9) 
In reality where the transconductance is also a function of the input step, the equation 
still holds, provided gm() used is the average value across βvstep. 
It is evident from the above discussion that the mixed mode settling is slower than 
the pure linear settling. When the transconductance is large enough, we make the as-
sumption that the settling process is dominated by the slew. Applying the same analy-


















⋅<−⋅−⋅ ηηπ ,  (3.10) 
which yields an optimistic requirement of SR 
( ) ( )ηπη −−⋅> − 122 kAfSR nsig .   (3.11) 
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If πη is much larger than 2−nk, the inequality simplifies to 
η
ηπ −⋅> 12 sigAfSR .    (3.12) 
Note that the SR should be even larger in reality to compensate for the slow linear 
settling that follows the slew. On the other hand, thanks to the nature of the S/H per-
turbation, some special effects may help to dynamically boost the SR, which will be 
discussed in Chapter 4. 
3.2 The Proposed System Architecture 
A further examination on the discussions in Section 3.1 reveals two important 
facts: 1) The static input stage current of the S/H amplifier, together with its resultant 
amplifier bandwidth and SR, are key factors that determine the S/H accuracy; 2) It is 
these parameters and the S/H duty ratio η among others that ultimately define the ap-
propriate system architecture. 
To elaborate on the second point, let us revisit the results in Section 3.1. For sim-
plicity, we only consider the linear settling in the non-return-to-reference case, and 











SHA .   (3.13) 
One approach to realize such a system is to implement fsig and fSHA in the same 
OTA so as to reduce the number of active components and hence the power consump-
tion. However, for Inequality 3.13 to hold in this case, η must not exceed 0.007 for a 
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10-bit system. Typically, this means that the data conversion needs to finish within 
0.7% of the whole S/H cycle. Hence, a much elevated conversion clock speed has to 
be applied. 
One obvious drawback of such approach is the potential power overhead due to 
the high speed clock control circuit. Moreover, a further increase in resolution or mul-
tiplexing for two or more channels can make the implementation impractical or even 
impossible. Therefore, this approach is more suitable for single channel applications 
with medium resolution. 
An alternative approach is to decouple fsig and fSHA into separate OTAs, so as to re-
lax the requirement in η. For instance, when the S/H amplifier is designed to have fSHA 
five times as wide as the signal bandwidth fsig, η can be set to a more convenient value 
of 0.5. Moreover, options for higher resolution or multi channels become well feasible 
simply through scaling fSHA. 
Therefore, a scalable low-power sensor interface architecture is proposed based on 
this approach, of which a single channel instance is illustrated in Fig. 3.1. The analog 
frontend (of each channel) is divided into two steps: a low noise preamplifier that in-
corporates reconfigurable band-pass function, and a programmable gain buffer (PGA) 
that drives the S/H circuit (single or multiplexing switch). A successive approxima-
tion register (SAR) ADC is chosen as the quantization module due to its good trade-
offs between power efficiency, conversion accuracy and design complexity in the 
biomedical context. The timing of the entire system is sourced by either the crystal 
oscillator or the relaxation oscillator. The former guarantees superior clock accuracy, 
but draws more current and requires an external quartz crystal; whereas the latter 
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draws less current at the cost of larger clock jitters. The programmable dual-clock 
scheme allows for flexible system-level power management to cater different power 
and accuracy requirements. 
 
In addition to the aforementioned design flexibility and scalability, the proposed 
architecture also has the advantages of 1) The system pass-band no longer alters with 
different gain settings, as opposed to the single amplifier approach in [13] where the 
gain-bandwidth product is fixed; 2) The incorporation of the secondary gain stage 
(PGA) suppresses the signal swing of the preamplifier, hence reducing the risk of ex-
cessive distortions when nonlinear pseudo-resistors are employed in the preamplifier 
for bandwidth tuning. 
3.3 System Level Power Optimization 
Further studies on the function and parameter partitioning of the proposed archi-
Figure 3.1: The proposed scalable low-power sensor interface architecture. 
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tecture reveal the optimal specifications for each module, which yield the best overall 
power efficiency. As a starting point, for instance, given the desired input range of 
±2.5 mV and power supply of 1 V, the minimum system gain is 200. Since in general 
the gain of the PGA GPGA should be at least one order of magnitude smaller than that 
of the preamplifier GPRE, it is reasonable to fix GPRE at 100 and set GPGA to be adjust-
able starting from 2. 
Next, with the system dynamic range or resolution determined, the power con-
sumptions of the preamplifier and the ADC are relatively fixed, while those of the 
PGA and the clock and timing sequence modules vary as a function of η. Hence, find-
ing the optimal power efficiency becomes a mathematical problem of solving the 
global minimum of such function. 
a) Finding the static current of the PGA 
In the PGA, the gain-bandwidth product GBPGA is determined by the input trans-
conductance gmPGA and the Miller capacitor CC as 
CmPGAPGA CgGB = .     (3.14) 
By definition, it is also given by 
SHAPGAPGA fGGB ⋅⋅= π2 .    (3.15) 
Thus, one has 
SHACPGAmPGA fCGg ⋅⋅⋅= π2 ,    (3.16) 
where gmPGA is a direct function of the input stage current IDPGA of the PGA. 
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Since a telemetric ECG sensor interface system requires only medium resolution 
but superior power efficiency, a high transconductance efficiency is generally more 
desirable than a high transconductance itself. Therefore, it is preferable to bias the in-
put transistors in subthreshold region where the transconductance efficiency tops. The 















WII 10 ,   (3.17) 
where I0 is a characteristic current defined by the process parameters, N is the sub-




























110 . (3.18) 
Substituting Equation 3.18 into Equation 3.16 and solving for IDPGA, one has 
SHACPGATDPGA fCGUNI ⋅⋅⋅⋅⋅= π2 .   (3.19) 
b) Finding the average current of the clock and timing sequence circuits 
The clock and timing sequence modules are mostly digital circuits. Assuming that 
the leakage and short circuit currents are negligible, the average current can be esti-
mated as 
CLKDDCLKDCLK fVCI ⋅⋅= ,    (3.20) 
where CCLK is the effective load capacitance seen by the driving clock fCLK, and can be 
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readily extracted from a digital circuit once its topology is determined. For a single 
channel instance of the proposed architecture, where the clock is assumed to be run-
ning continuously, the clock frequency normally follows 
ηsigCLK nkff 2= .     (3.21) 
Thus Equation 3.20 becomes 
ηsigDDCLKDCLK fVCnkI ⋅⋅⋅= 2 .   (3.22) 
c) Finding the optimal overall current 
The total variable current consumption IDVAR includes both the static current from 
the PGA and the average current from the clock and timing sequence circuits. Hence, 
DCLKDPGADVAR III += .     (3.23) 
Substituting Equations 3.19, 3.22 and the lower limit of Inequality 3.2 into the above 
equation, one obtains the function of IDVAR, whose global minimum may be solved by 
taking its derivative against η. 
The dependence of the total variable current and its components over η can be bet-
ter visualized in Fig. 3.2. Evidently, for the single channel instance of ECG sensor 
interface system, the minimum IDVAR occurs when η is approximately 0.82. This signi-
fies the optimal partitioning point where the overall system achieves the best power 
efficiency. Also revealed by the graph is that the total current displays very little 
change when η varies from 0.7 to 0.9. Therefore, designing around 0.8 should pro-
duce a reliable result that is relatively resistant to non-idealities and variations. 
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With the architecture optimized for low power and scalable telemetric ECG sensor 
interface systems, the following chapters will deal with the circuit level design and 
optimization of individual modules. 




The frontend of the proposed ECG sensor interface system includes a low noise 
preamplifier with integrated tunable band-pass function, a PGA, and other analog 
auxiliary circuits. In the following sections, the kernel modules that have been opti-
mized for power efficiency, reconfigurability and scalability are described in details. 
4.1 Balanced Tunable Pseudo-Resistor 
4.1.1 Conventional Pseudo-Resistor Structures 
a) Fixed imbalanced pseudo-resistor structures 
The original form of pseudo-resistor, as described in Chapter 2, behaves as a 
MOS-bipolar hybrid during operation [10]. This is better understood from its cross-
sectional view as illustrated in Fig. 4.1. When VA>VB, the device is equivalent to a di-
ode-connected p type MOS transistor; When VA<VB, the device is equivalent to a di-
ode-connected pnp bipolar transistor. Here cautions must be taken as when a diode-
connected active device is weakly biased, its current tracks the bias voltage with the 
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Figure 4.1: The cross-sectional view of a p type MOS-bipolar pseudo-resistor (not to 
scale). 
exponential rule, and so does its effective resistance. Thereby the device will quickly 
fail as a high value resistor when the voltage drop across it reaches certain threshold. 
For a typical capacitively coupled amplifier as shown in Fig. 2.8, such threshold oc-
curs when the effective resistance approaches the reactance of feedback capacitor in 
the useful frequency band. 
Fig. 4.2 plots the simulated incremental resistance against the bias voltage for a 1-
µm/8-µm p type pseudo-resistor in a standard 0.35-µm CMOS process. It should be 
noted that the flat top of the curve is not necessarily reflecting the saturation of resis-
tance, but due to the precision setting of the SPICE simulator instead. The actual up-
per limit the pseudo-resistor can reach depends on multiple factors such as tempera-
ture, the aforementioned characteristic current I0, and structural imperfections/defects 
among others. 
Assume that a 1-pF feedback capacitor is employed in an application whose in-
formative band extends down to 1 Hz. The maximum reactance of the capacitor hence 
is in the order of 1011 ohm. Any resistance degradation of the pseudo-resistor across 
this order of magnitude can cause the high-pass cutoff point to sweep over the useful 
band, and introduce harmonic distortions. Consequently, the voltage swing across the 
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Figure 4.2: Simulated resistance of a p type MOS-bipolar pseudo-resistor. 
pseudo-resistor should be restricted such that the resistance never drops to the degree 
of being comparable to the reactance of the feedback capacitor in the informative 
band. Phrased another way, the high-pass cutoff point defined by the pseudo-resistor 
and the feedback capacitor must always stay well below the informative band even at 
full signal swing. Applying this rule to the pseudo-resistor in Fig. 4.2, it can be con-
cluded that its useable swing for the said application is only approximately ±0.25 V. 
To overcome this limit in practice, two or more pseudo-resistors are usually ap-
plied in series so as to sustain large voltage swings with acceptable level of distortion. 
In [10], two identical diode-connected transistors are paired up in the same orientation 
(Fig. 2.8), such that the amplifier can utilize the ±2.5-V supply range more effectively. 
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Figure 4.3: Two examples of fixed balanced pseudo-resistors. 
Also observed from Fig. 4.2 is that the incremental resistance is not symmetrically 
distributed along the bias condition where VA=VB (or VBA=0). The pseudo-resistor 
structure in this case is said to be “imbalanced”. The imbalance of resistance can 
cause the voltage drops in opposite directions to be different at any finite swing levels, 
if the net charge flow through the resistor is zero at steady state. One obvious outcome 
of such effect, when applied in the amplifier circuit in Fig. 2.8, is that the amplifier 
output will gradually deviate from the reference level and shift towards one of the 
power rails, as the signal swing increases. Eventually, the amplifier will see an early 
output clipping, which may degrade the dynamic range. 
b) Fixed balanced pseudo-resistor structures 
Another commonly used approach of stacking up pseudo-resistors, as opposed to 
that in [10], is to pair one MOS-bipolar pseudo-resistor with its mirrored replica, as 
shown in Fig. 4.3. In addition to the ability of sustaining wider swing range, such con-
figuration also features the desired topological symmetry. It should be noted that p 
type transistors are generally preferred over their n type counterparts in constructing 
pseudo-resistors. This is because most standard CMOS processes do not provide the 
deep n well option, and all the n type transistors in this case have to share the same 
substrate that is tied to a fixed potential (ground). As a result, the bulk-to-source bias 
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combined with the leakage currents from the reversely biased junction diodes form a 
third terminal for the pseudo-resistor, which makes the structure electrically imbal-
anced inherently (even if it is topologically symmetrical). 
 
Fig. 4.4 shows the simulated resistance of the pseudo-resistors in Fig. 4.3. The two 
structures produce almost identical resistance across the ±1.5 V bias range. The use-
able range for the said application in Part a) is extended to ±0.65 V. 
While the resistance curve is symmetrical along zero bias, it should be noted how-
ever that schematic level SPICE simulations do not automatically include the well-to-
substrate diode leakage. Such leakage, in reality, poses a weak third terminal on de-
vices such as that in Fig. 4.3 (a), and causes intrinsic DC offset (i.e. offset at zero sig-
























Figure 4.4: Simulated resistance of the fixed balanced pseudo-resistors in Fig. 4.3. 
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nal swing) and swing dependent level shift. The structure in Fig. 4.3 (b) may be less 
affected if both terminals VA and VB are compensated by low impedance sources. 
c) Tunable imbalanced pseudo-resistor structures 
Tunability of pseudo-resistors is mostly realized by implementing external vari-
able sources that can change the transistor inversion level and hence the incremental 
resistance. However, such approach may introduce at least one more independent ter-
minal for external tuning, which automatically breaks the electrical balance if any. 
 
One example of commonly used tunable pseudo-resistors is illustrated in Fig. 4.5, 
where the resistance can be adjusted by varying the control voltage VAC. Although the 
structure is topologically symmetrical, the incorporation of the third independent ter-





















VAC = 0.0 V
VAC = 0.6 V
VAC = 0.7 V
VAC = 0.8 V
Figure 4.5: An example of tunable pseudo-resistor and its simulated resistance. 
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minal VC makes it electrically imbalanced, as evidently reflected by the simulation 
data. When applied in a high-pass amplifier circuit such as the one in Fig. 2.8, the DC 
level of the output will eventually settle to the left half plane (VBA<0) of the resistance 
plot, such that the net charge flow in the pseudo-resistor is zero. As the control volt-
age VAC increases, the problem becomes more pronounced. In telemetric biomedical 
applications where the supply voltage is usually aggressively suppressed for power 
saving, such deviation of DC level can lead to early clipping of output and degrada-
tion of dynamic range. 
4.1.2 The Proposed Cross-Coupled Tunable Pseudo-Resistor 
From the above discussions, it can be concluded that electrical imbalance and re-
sistance nonlinearity are two of the most significant drawbacks of conventional 
pseudo-resistors. While the latter may be rectified for a given signal swing range 
through stacking up replicas, the former generally gets worse with tunability incorpo-
rated. Therefore, it has become one of the goals of this work to design an electrically 
balanced tunable pseudo-resistor. 
Strict electrical balance requires two necessary conditions. First, the device must 
be topologically symmetrical on its resistive components. Second, the device must be 
characterizable by a two-terminal model, resembling a pure resistor. Denoting the two 
terminals as VA and VB, and the difference between the two as VBA, the incremental 
resistance r should follow 
( ) ( )CTRLBACTRLAB VVfVVVfr ,, =−= ,   (4.1) 
where VCTRL is the internal DC source that controls the transistor inversion level. 
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Fig. 4.6 shows an abstract model for a generic tunable pseudo-resistor built on 
MOS transistors. Vgate and Vbulk denote the gate and body biases of the resistive MOS 
transistors. To ensure the four-terminal model is reducible to the two-terminal model, 
Vgate must be obtained dependently by 
( )CTRLBAgate VVorandVgV ,/= ;   (4.2) 
Vbulk must be obtained dependently by 
( )ABbulk VorandVyV /= .    (4.3) 
The bulk junction leakage Ijunction needs to be compensated by low impedance sources 
in function y to avoid intrinsic DC offset. The resultant resistance control factors (e.g. 
the inversion levels or overdrives of transistors) must follow 
( )CTRLBA VVzrcf ,= .     (4.4) 
To make the design process more straightforward, one may consider the following 
guidelines. 1) Ensure topological and geometrical symmetry across the resistive struc-
ture; 2) Condition the impedance across the resistive structure boundary to compen-
 
Figure 4.6: The 4-terminal model for a tunable pseudo-resistor. 
Chapter 4: Frontend Design 
40 
sate for direct junction interface of local high impedance nodes with external sources; 
3) Source VCTRL solely from VA or VB or local low impedance nodes of the structure; 4) 
Through adaptively biasing Vgate by function g and Vbulk by function y, make sure the 
resistance control factors are decoupled from other external states than VBA, and only 
dependent on VBA and VCTRL (preferably on VCTRL alone for better linearity). 
 
Following the above conditions and guidelines, we proposed the fully balanced 
cross-coupled tunable pseudo-resistor structure as illustrated in Fig. 4.7. Two p type 
MOS transistors in series form the resistive path with two external terminals VA and 
VB. The gate biases Vgates are generated by the internal variable DC sources VCTRLs 
based on the terminal voltages in a cross-coupled configuration. The body biases 
Vbulks are obtained locally from the two terminals. The variable voltage sources VCTRLs 
are further mapped through diode-connected converters to variable current sources 
ICTRLs, which are usually more accurately and linearly controllable. 
When VA and VB are powered by low impedance sources, it is evident that the pro-
posed structure is electrically balanced with no intrinsic DC offset or swing dependent 
level shift. Its operation when used in an amplifier feedback path as in Fig. 2.8 can be 
described as follows. Assume that VA is connected to the negative input terminal of an 
Figure 4.7: The proposed cross-coupled tunable pseudo-resistor. 
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ideal OTA and VB to the output terminal of the OTA. If no signal clipping occurs, a 
sine wave output would have its entire swing projected on VB, whereas VA would be 
fixed at virtual ground. During the positive half of the sine wave (VBA>0), as illus-
trated in Fig. 4.8 (a), the gate-to-source bias Vgs2 of M2 is discharged through VA, 
which tends to turn on M2, and transfers most of the signal swing to the source termi-
nal of the then virtually shut M1. During the negative half of the sine wave (VBA<0), as 
illustrated in Fig. 4.8 (b), M1 sees a large negative gate-to-source bias Vgs1 and tends 
to turn on, leaving most of the signal swing to the now virtually shut M2. Conse-
quently, each transistor works as the active resistor for half of each output cycle, and 
the gate-to-source bias for the transistor in use is roughly defined by the respective 
VCTRL. Such Vgs assignment helps to sustain the order of the incremental resistance 
across certain output range until the drain-to-source voltage drop Vds of the transistor 
in use begins to considerably turn on the respective source-to-bulk p-n junction. 
Fig. 4.9 shows the simulated resistance of the proposed cross-coupled tunable 
pseudo-resistor with different VCTRLs. The symmetry of the resistance curves under 
different bias conditions evidently indicates the electrical balance obtained from the 
proposed structure. However, it should also be noted that the resistance quickly de-
Figure 4.8: The operations of the proposed tunable pseudo-resistor during (a) positive 
and (b) negative halves of a sine wave swing at VB. 
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grades once the leakage current through the aforementioned source-to-bulk junction 
begins to dominate, which limits the useful signal swing range of the proposed struc-
ture in certain applications. 
4.2 Low Noise Preamplifier 
4.2.1 Noise Efficiency 
The system bandwidth and dynamic range are two major factors that restrict the 
minimum power investment into an analog system. For most biomedical applications, 
the informative bandwidth is rather low, posing no significant power requirement. 
The dynamic range, on the other hand, usually needs to be greater than 40 – 50 dB; 
some applications even require 60 dB or higher. As physiological signals are gener-





















VCTRL = 0.0 V
VCTRL = 0.3 V
VCTRL = 0.4 V
VCTRL = 0.5 V
Figure 4.9: Simulated resistance of the proposed tunable pseudo-resistor. 
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ally small in amplitude, e.g., most surface ECGs are no larger than a few mV, the 
smallest informative waves that need to be resolved can thus reach below 0.1 mV or 
still lower. Hence the input referred intrinsic noise of such systems must be well con-
fined below these feature waves, which poses the dominant current-consuming factor 
in biomedical designs. With the emerging of telemetric version of many biomedical 
devices, it is thereby critical to enhance the current efficiency such that comparable 
noise figure is achievable with much reduced power consumption. 
The noise efficiency factor (NEF) is a useful benchmark proposed in [16] that in-
dicates a system’s current efficiency in suppressing intrinsic noise. By comparing the 










, π ,   (4.5) 
where Vrms,in is the root-mean-square (rms) voltage of the input referred noise, BW is 
the bandwidth, and Itot is the total current drawn from the power supply. Given that 
the input referred noise voltage of an amplifier is generally inversely proportional to 
the square root of the input transconductance gm, and assuming that the input stage 
current ID dominates Itot while other factors are ignored, one may conclude that the 
NEF is inversely proportional to the square root of the transconductance efficiency, 
which is defined by 
Dm IgTE = .     (4.6) 
Hence, keeping the NEF as small as possible is largely equivalent to finding the high-
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est transconductance efficiency a technology can support. 
Fig. 4.10 shows the transconductance efficiency of a long channel n type transistor 
in a standard 0.35-µm CMOS process versus its inversion coefficient (IC), which is 
defined as 
( ) 202 Tn
D
ULWNK
IIC = ,    (4.7) 
where Kn0 is the process related gain factor for NMOS transistors. In general, the tran-
sistor is considered to be biased at weak inversion when IC<0.1, moderate inversion 






































Figure 4.10: Simulated transconductance efficiency versus inversion coefficient for a 
long channel NMOS transistor. 
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that the transconductance efficiency increases when the inversion level of the transis-
tor reduces, and gradually saturates after getting into the weak inversion region. 
Hence, it is desirable to bias the input stage at weak inversion when the power effi-
ciency is a major concern. 
 
On the other hand, with a given W/L ratio of the input stage transistor, the trans-
conductance at weak inversion is much smaller than that at moderate or strong inver-
sion due to the substantially weaker ID. This is shown in Fig. 4.11, where the trans-

















































Figure 4.11: Simulated transconductance versus current and inversion coefficient for a 
long channel NMOS transistor. 
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tance for the required dynamic range, while still maintaining the input stage at weak 
inversion mode for the desirable high current efficiency, one has to scale up ID and 
W/L ratio simultaneously such that IC remains relatively unchanged below 0.1. How-
ever, it should be noted that such scaling is not unbounded due to potential degrada-
tion in frequency response, and chip area or process reliability restraint. 
4.2.2 The Proposed OTA 
Following the discussions in Section 4.2.1, we proposed the reconfigurable low-
power low-noise OTA as shown in Fig. 4.12. It is essentially a variant of Miller-
compensated two-stage OTAs that incorporates reconfigurability. M1 and M2 form the 
input differential pair and are made of large NMOS transistors (W/L = 1040 µm / 3 
µm) biased in subthreshold (weak inversion) mode for best current efficiency in sup-
Figure 4.12: Circuit diagram of the proposed OTA. 
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pressing intrinsic noise. M3 and M4 serve to compensate for the right-half-plane (RHP) 
zero created by M8 and the Miller capacitor CC. M8, CPs and M9s form the push-pull 
output stage, which features enhanced SR when reacting to perturbations at output. 
The gain-bandwidth product (GB) of the OTA is tuned based on the following 
equation 
Cm CgGB 1= ,     (4.8) 
where gm1 is the transconductance of the input differential pair, which changes line-
arly against the tail current in subthreshold mode. A 3-bit programming scheme by 
M7s, M9s and Vbls is employed to implement the current adjustment. The bias control 
voltages Vbls are generated by the circuit in Fig. 4.13, where ctrlLPFA, ctrlLPFB and 
ctrlLPFC are digital control bits. By changing the control word value, Vbls are switched 
between ground and the predefined bias voltage Vbias, producing multiple combina-
tions. With a proper choice of M7s, up to seven different values of tail current and 
hence GB can be obtained. 
 
Figure 4.13: Circuit diagram of the 3-bit GB controller. 
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Some of the properties of the proposed OTA are discussed as follows. 
a) Input-referred noise 
The power spectral density of the input-referred thermal noise of the proposed 






























v . (4.9) 
It is evident that gm1,2 is the key factor that determines the noise performance. With a 
given power budget at the input stage (hence a fixed tail current), it is desirable to use 
a large W/L ratio so as to force IC into weak inversion region, where gm1,2 reaches its 
maximum. If the noise level is still beyond the design target, the only option then is to 
raise the power budget, and preferably to increase the W/L ratio accordingly to main-
tain the transconductance efficiency. 
Also revealed in Equation 4.9 is that the push-pull output scheme helps to reduce 
the noise contribution of the output stage when referred to the input. The reduction is 
done by enhancing the output stage gain, where M9s do not only serve as the current 
source, but also as a transconductance device. As a result, the gm9 factor appears in the 
denominator, as opposed to the case of a single transconductance output scheme, 
where the current source factor usually appears in the numerator. 
As for the flicker noise, since its spectral density is generally inversely propor-
tional to the gate capacitance of the respective transistor at the frequency of interest, it 
is desirable to use a large gate area (W×L) for the input transistor pair. 
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b) RHP zero compensation 
The Miller capacitor CC provides a feedback path from the OTA output to the first 
stage output, and serves to improve the phase margin by pushing the dominant pole 
away from the non-dominant ones. However, the same path also channels feed for-
ward signals, which produces a RHP zero. If not compensated, the zero of an ordinary 
OTA can be estimated by 
Cm Cgz 8= ,     (4.10) 
where gm8 is the transconductance of the output stage. Because it is generally lower or 
comparable to the GB determined by Equation 4.8, such zero can significantly de-
grade the phase response. 
In the proposed OTA, M4 is used to compensate for the RHP zero. Given that ze-
ros are s factors that make the OTA gain zero, one may take the following two ap-
proaches to estimate them in a “physical” perspective. First, the output of an amplifier 
is zero when the effective transconductance is cancelled out. In Fig. 4.12, this occurs 
when CC becomes resistive and completely drains the transconductance currents by 
M8 and M9. In mathematical form, this is expressed as 
( )( )98644 || mmOOmC ggrrgsC +≈    (4.11) 






+⋅≈ .    (4.12) 
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Compared to Equation 4.10, the RHP zero is effectively extended by gm4(RO4||RO6), 
posing less a threat to the phase response. 
Second, the output of an amplifier is zero when the output impedance is zero. In 
Fig. 4.12, this occurs when the output sees zero impedance via CC to ground. In 


















    (4.13) 
at s=z, where C4 is the parasitic capacitance to ground seen at the source of M4. Solv-












gz +⋅+−≈ .    (4.14) 
From the above discussions, it is seen that M4 has extended the RHP zero to 
higher frequency and introduced a LHP zero. In general, it is desirable to implement 
an unbalanced bridge path between the first stage and the output, such that the feed-
forward channel is substantially weaker than the feedback one (e.g. by feed-forward 
signal downscaling and unbalanced impedance). 
c) Vb and power supply rejection ratio (PSRR) 
The gates of M3 and M4 are biased at a predefined voltage Vb. Given that the OTA 
is designed to be operating primarily at 1-V supply, the useable Vb range is rather lim-
ited to close to the upper power rail in order to maintain a proper biasing of M1 and 
M2. For simplicity, we chose to source Vb from the power supply. However, a direct 
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connection may degrade the PSRR of the OTA, which is explained as follows. 
First, consider the close-to-DC small signal analysis in Fig. 4.14, where vp is the 
power supply disturbance, vb is the disturbance exerted on Vb, v1 is the resultant drain 
voltage of M1, and RO1 is the small signal resistance looking into the drain of M1. As-
suming the two branches of the differential pair are completely balanced, the first 
stage output can then be obtained by solving for v3 on the drain of M3 as 
( )( )














−+++= . (4.15) 
Hence v3 is approximately equal to vp regardless of vb, if RO1 is large. When applied to 
the push-pull output stage, such a voltage level can generate a fairly significant power 
gain provided it is effectively coupled to the input of M9. Fortunately, the PSRR is still 
well suppressed by the huge differential gain of the OTA in this frequency range. 
As the frequency of the power disturbance approaches the power mode dominant 
 
Figure 4.14: The small signal circuit of the OTA input stage when responding to 
close-to-DC power supply disturbance. 
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Figure 4.15: Simplified circuit diagram of the OTA when responding to power supply 
disturbance. 
pole (close to the differential mode pole and less than 1 Hz in this design), the first 
stage output v4 begins to deviate from v3 due to the Miller feedback path of CC and M4 
(see Fig. 4.15). If we consider the output stage of the OTA as a difference amplifier 
with two inputs vp and v4, the gradually increased fed back current through CC will 
eventually overpower the original current inputs that generate the close-to-DC v4 
(equal to v3), and force v4 towards a defined voltage level. Assuming gm8≈gm9, such 
level is approximately at half of vp. During this process, the power gain at vo keeps 
dropping at 20 dB/dec. Since the differential gain of the OTA also drops at 20 dB/dec 
in this frequency range, the PSRR does not alter much. The vb value in this case poses 
no significant impact except some negligible bias to the dominant pole (to slightly 
lower frequency). 
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As the frequency of the power disturbance further increases, the feed-forward ef-
fect of CC begins to manifest. The power gain at vo thereby turns flat due to the resul-
tant zero. Since the differential gain of the OTA is still dropping at 20 dB/dec, the 
PSRR starts to degrade at 20 dB/dec. For vo varying from 0 to vp, the power distur-
bance at the source of M4 increases, and so does the feed-forward effect. In the re-
spective frequency response, this is equivalent to the zero moving towards lower fre-
quency, and the flat power gain moving upwards. Therefore, it is desirable to make vb 
small so as to invoke the zero at relatively higher frequency for a better PSRR. 
The above discussions are evidently backed up by the simulated power gain and 
PSRR in Fig. 4.16, wherein the PSRR at vb=0 is about 10 dB higher than that at vb=vp 










































PSRR @ vb = 0
PSRR @ vb = vp
Power Gain @ vb = 0
Power Gain @ vb = vp
Figure 4.16: Simulated power gain and PSRR of the OTA at different vb values. 
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the power supply through a pseudo-resistor-capacitor low-pass filter. For its simplic-
ity and effectiveness, this scheme has been adopted in the proposed design. 
4.2.3 The Proposed Preamplifier 
The preamplifier employing the proposed OTA and tunable pseudo-resistor is 
shown in Fig. 4.17, wherein drawn at the lower right corner is the 3-bit controller that 
sets the high-pass corner frequency. 
 
Note that the implemented pseudo-resistor appears a bit different from its original 
form in Fig. 4.7, in that the M1 (or M3) bulk terminal and the M2 (or M4) VCTRL source 
terminal are connected to a third external terminal Vref instead of to the respective 
pseudo-resistor terminal. This is because the employed OTA features high impedance 
inputs, which are incapable of compensating for the bulk-to-substrate leakage of M1 
Figure 4.17: Circuit diagram of the proposed preamplifier. 
Chapter 4: Frontend Design 
55 
and M3. The revised connection in Fig. 4.17 solves this problem via the low imped-
ance Vref terminal and yet still virtually maintains the 2-terminal topology and hence 
the electrical balance of the structure, thanks to the fact that the two inputs of the 
OTA are pinned at virtual ground (Vref) at steady state in the frequency range of inter-
est. 
One drawback of pseudo-resistors when applied in “real-time” applications is the 
long settling time due to the large time constant. Depending on the initial circuit state, 
power up sequence, and perturbation distribution and characteristics among others, 
such circuits can take seconds or minutes or even longer to start up or settle down. 
Fortunately, with tunability embedded, an easy solution is viable for the proposed de-
sign: at circuit startup or upon significant circuit state perturbation, the pseudo-resistor 
can be switched to one of the lower resistance modes for a smaller time constant, and 
switched back to the desired value after the circuit settles. 
The noise performance of the closed-loop preamplifier differs slightly from that of 
the open-loop OTA. Including the input-referred noise source of the OTA on its nega-
tive input terminal, we may represent the closed-loop system using the diagram in Fig. 
 
Figure 4.18: System diagram of the preamplifier including the OTA noise.
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4.18, where block S is the noiseless input scaler for the preamplifier. Referring the 
OTA noise power spectral density to the preamplifier input yields 
2
,, SNN OTAinPREin = .    (4.16) 





++= ,    (4.17) 












⎛ ++= .  (4.18) 
Hence it is desirable to make C1 much larger than C2 and Cin,OTA so as to reduce the 
input attenuation / noise amplification effect of scaler S. 
4.3 PGA 
The OTA in the proposed PGA adopts the same topology as that in the preampli-
fier, except that the current distribution now favors the output stage for better driving 
capacity. The gain adjustment is realized through varying the feedback factor, com-
mon implementations of which are shown in Fig. 4.19, wherein Cx is either connected 
or disconnected from the input or feedback path by switch Sx. Despite its simplicity, 
such approach may cause distortions in frequency domain due to the finite off-state 
resistance of Sx. Denoting such resistance as Rx, one may write the transfer function of 
the circuit in Fig. 4.19 (a) as 













CG ,    (4.19) 












+⋅= .    (4.20) 
Since Cx is typically comparable to C5 or C6, the resultant non-overlapping zero-pole 
pair in either case distorts the frequency response with a localized gain hump or dip. 
Given Cx is in pF range and Rx at approximately 1013 ohm, such distortion occurs at 
around sub-1 hertz to a few hertz, where majority of the ECG energy resides. 
To correct this problem, we proposed the “flip-over-capacitor” scheme as illus-
trated in Fig. 4.20, wherein Cx is flipped between the input and feedback paths for 
gain tuning. It functions as part of the input capacitor in the high gain mode and part 
of the feedback capacitor in the low gain mode. Rx of the current open switch is effec-
tively excluded from the input and feedback paths, and behaves only as a negligible 
Figure 4.19: Two conventional gain adjustment schemes. 
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load to the previous stage and the PGA itself. Hence, the PGA gain can be accurately 
set throughout the entire frequency range of interest. 
The PGA is designed to feature a much wider bandwidth than the preamplifier, 
such that the settling error in worst case S/H process is less than half LSB. It should 
be noted that achieving such bandwidth does not only require tuning the current and 
Miller capacitor in the OTA, but also involves adjusting the ratio of the input capaci-
tance of the OTA and the external capacitor network. This is because in the context of 
ultra-low-power design, the OTA input pair employs large transistors to obtain the 
desired subthreshold mode biasing. The resultant large input capacitance Cin,OTA may 
form a non-negligible leakage path for the input signal. As the OTA gain degrades 
with increasing frequency, the voltage swing at the negative input terminal of the 
OTA becomes larger, and so does the amount of leaked charges through Cin,OTA in 
 
Figure 4.20: Simplified circuit diagram of the proposed “flip-over-capacitor” gain 
control scheme. 
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each cycle. Consequently, less charges are delivered to C6 for output regulation and 
the pole appears earlier than expected. 
From the system perspective, the above process can be quantitatively explained by 






++=β ,    (4.21) 










61 .   (4.22) 
Given that C5 and C6 are comparable, they should be set at least one order higher than 
Cin,OTA to eliminate its impact on bandwidth. 
In addition to the wide bandwidth, the PGA would also require a sufficient SR to 
achieve the desired S/H accuracy. Fortunately, the rather limited SR of the Miller 
compensation scheme poses no bottleneck here, thanks to the fact that the S/H pertur-
bation is primarily injected into the output terminal instead of the input terminal of the 
PGA. If the output restores fast, CC remains virtually fully charged during the process 
and the SR problem is largely transferred to the output stage. With the push-pull out-
put scheme employed, the perturbation is effectively coupled to the gate terminals of 
both output transistors. Hence, the output settles fast at the beginning with almost lin-
ear (large signal) behavior. When the PGA settling approaches the end, the normal 
input-induced linear settling begins to dominate. It works to remove the little charge 
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disturbance or error voltage on CC that is created during the large signal settling proc-
ess. Typically, such S/H mechanism facilitates considerable power saving, especially 
for the output stage of the OTA. This is because the quiescent current in the output 
branch neither needs to match the first stage current in order to support the Miller-
capacitor-related SR, nor is it lower-bounded by the load-capacitor-related SR thanks 




5.1 The ADC Architecture 
The SAR data conversion scheme is known for its moderate accuracy, moderate 
speed, and low power overhead, and is therefore well suited for biomedical applica-
tions. In this design, we implemented a self-clocked 12-bit 1-kS/s SAR ADC, which 
provides sufficient dynamic range and bandwidth for purposes of single-channel ECG 
acquisition. 
Fig. 5.1 depicts the proposed ADC architecture. In each S/H cycle, the analog in-
put is sampled through the bootstrapped MOS switch, and thereafter held on the ca-
pacitive digital-to-analog converter (DAC), where a series of binary-weighted level 
conversions are conducted. The comparator compares each DAC output with a fixed 
reference voltage REF and registers the result to the SAR logic, which accordingly 
determines the control codes to the DAC. Taking the clock from the onchip oscillator 
(either a crystal driver or a relaxation oscillator), the timing sequence generator syn-
chronizes each individual module and times the corresponding state transitions. 
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5.2 The Bootstrapped S/H 
Driven directly by the preceding PGA stage without the need of additional hold 
buffer, the employed open-loop S/H scheme enjoys fast settling and small offset error 
at low power cost. Instead of the standard transmission gate, the S/H switch is built on 
a single NMOS transistor valved by a bootstrapping controller. Such approach is de-
rived from the following considerations. 
First, the S/H switch must provide sufficient conductance across the entire input 
range. Since the PGA has been designed with sufficient bandwidth and SR to settle 
the DAC load within the sampling interval, the S/H bandwidth associated with the 
S/H switch alone must be orders of magnitude wider to make its impact negligible. 
Fig. 5.2 plots the simulated incremental resistance of a standard transmission gate op-
erated at 1-V supply. Given Vthn+Vthp≈1.15 V for the 0.35-µm CMOS process used, 
the maximum resistance (approximately 5 MΩ under the typical process condition) 
 
Figure 5.1: The proposed architecture of the SAR ADC. 
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occurs when the input falls into the mid range of the supply where both transistors 
tend to cut off. The resultant worst-case S/H bandwidth on a 100-pF DAC load is 
thereby only 318 Hz, much lower than the minimally required PGA bandwidth calcu-
lated from Inequality 3.13 (approximately 5 kHz). 
One possible remedy is to increase the size of the transmission gate. Unfortunately, 
under the given bias and timing conditions, the bandwidth and accuracy requirements 
in ECG acquisition demand at least a few thousand or even tens of thousand for the 
W/L ratio of the complementary pass transistors, which would inevitably introduce 
large (close to pF range) parasitic capacitance. These nonlinear errors would not only 
make compensation for charge injection difficult, but would also cause severe inher-
ent gain error and nonlinearity. 





























(W/L)n = 10 um / 0.35 um
(W/L)p = 10 um / 0.35 um
Figure 5.2: Simulated incremental resistance of a standard transmission gate. 
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From the discussions above, one may agree that a more viable solution is to keep 
the pass transistors small while boosting the gate control voltage. Therefore, a stan-
dard bootstrapped NMOS switch with charge injection compensation is employed, 
where the pass transistor takes a small footprint of 2 µm / 0.35 µm. The simulated 
worst-case resistance (when both the input and output are close to 1 V) is less than 6.7 
kΩ under the typical process condition, and less than 27 kΩ under the worst speed 
process condition, corresponding to over 240 kHz and over 60 kHz of S/H bandwidths, 
respectively, posing negligible impact to the overall sampling accuracy. 
5.3 The 12-bit Capacitive DAC 
5.3.1 DAC Structure 
The 12-bit DAC is realized by a binary-weighted capacitor array, whose structure 
is illustrated in Fig. 5.3. The capacitor in the middle that bridges the two sub-arrays 
serves to isolate the exponential weight scaling of each sub-array and scale down the 
leverage of the LSB sub-array, such that good matching can be achieved with rela-
tively small footprint. 
Unlike the structure demonstrated in [18], the entire array is built on identical unit 
Figure 5.3: Simplified structure of the 12-bit binary-weighted capacitor array.
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capacitors with no dummy capacitor at the tail of LSB sub-array. To evaluate the im-
pact of such changes, let us consider the generalized form in Fig. 5.4. 
 
In the generalized structure above, the most-significant-bit (MSB) and LSB sub-
arrays are composed of p and q binary-weighted capacitors respectively. Hence the 
physical resolution n of the overall array is given by p+q. Assuming both sub-arrays 
















   (5.1) 
where kj is the mismatch factor of the j-th capacitor. The scaling capacitor Csc is given 
by ksc·C, where ksc is the associated mismatch factor. Cs, MSB and Cs, LSB are stray ca-
pacitances seen at the common nodes of MSB and LSB sub-arrays respectively. 
Ignoring all non-idealities, we may derive that regardless of its position, the flip-






2 1      (5.2) 
Figure 5.4: General structure of a scaled capacitor array. 
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at the DAC output, where the absolute value of VFS is given by REFH−REFL, and the 
sign is determined by the direction of flipping. It is evident that the proposed structure 
is equivalent to an intrinsic binary array with a missing dummy tail capacitor, hence 
producing a gain error close to ±½ LSB. In practice, this small error is generally neg-
ligible and sometimes even helpful as it can compensate for the inevitable Cs, MSB with 
a negative 1-LSB capacitance. 
5.3.2 Non-idealities and DAC Transfer Characteristics 
All the aforementioned mismatch factors and stray parameters can affect the static 
transfer characteristic of the capacitor array. For simplicity, we will only consider one 
factor at a time (unless otherwise specified) and assume a constant value for the non-
ideality of interest across its entire operation range in the following discussions. 
a) Bit mismatch and stray error in an intrinsic binary array 
Let us first examine an intrinsic binary array with n-bit resolution. When used to 
resolve an analog input with unity full scale range, the ideal analog-to-digital (A/D) 
step size is given by 
1
, 2
1 −= LSBU nidealstep .     (5.3) 
Assume that the mismatch occurs on the i-th bit, and the erroneous value is given by 
( ) LSBiii CeCk ⋅=⋅−1 ,     (5.4) 
where CLSB in this case equals to C1. Including the stray capacitance es·CLSB on the 
common node, the total erroneous capacitance seen by the capacitor array can be writ-
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ten as 
( ) LSBsiLSBtot CeeCe ⋅+=⋅ .    (5.5) 
The switching of j-th capacitor from REFL to REFH generates a voltage change Vj at 





























   (5.6) 
Consequently the i-th capacitor produces an additional error given by 





eijVijVV +=≠−==Δ 2, .   (5.7) 
In a typical upward code transition, if the highest bit that toggles is the j-th bit, all 
the lower bits (from the (j−1)-th bit to the LSB) reset from 1 to 0. Therefore the com-






















11, L ,  (5.8) 
without considering the effect of i-th capacitor in the transition. Comparing this result 
with the ideal A/D step size in Equation 5.3, we may obtain the instantaneous differ-













, .   (5.9) 
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If the i-th capacitor is involved in the code transition, we need to further include 
the correction factor defined by Equation 5.7. In the case of i=j, the erroneous capaci-


























, ; (5.10) 
In the case of i<j, the erroneous capacitor switches downwards, and the resultant DNL 


























, . (5.11) 
Note that when DNL≤−1, the typical code density analysis on the A/D transfer charac-
teristic would normally only reveal one or more missing codes and would thus give 
the minimum result of −1. Further insights can be obtained by studying the detailed 
A/D and digital-to-analog (D/A) transfer curves (instead of “blindly” by code statis-
tics only). 
All of the DNL values obtained above contain a common factor that contributes to 
the global integral nonlinearity (INL), or in a more commonly used term, the gain er-







tot −≈−×+−= 222 .   (5.12) 
After the GE compensation (see Part b) of this subsection for details), most of 
DNL values return to 0 except those associated with the transition of i-th capacitor, 
which are equal in magnitude but alter in sign in an interleaving manner. Hence, the 
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1 ±≈+×±= .   (5.13) 
b) Stray error in a scaled array 
Consider the scaled capacitor array in Fig. 5.4. The stray capacitance Cs, MSB at the 
common node of MSB sub-array combined with the “missing” CLSB as suggested by 
Equation 5.2 forms the total stray capacitance seen by the equivalent intrinsic binary 
array. Since all code transitions bear the same impact from this stray capacitance, the 
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e ,, = .    (5.15) 
Hence the INL takes a linear global form and transforms to the GE, which is given by 













−−= .  (5.16) 
Apparently when Cs, MSB=CLSB, the scaled array is strictly equivalent to an intrinsic 
binary array. 
The nonlinear characteristics associated with Cs, LSB are a bit different due to the 
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leveraging effect of Csc upon the LSB sub-array. Let us first consider the switching of 
a single capacitor from REFL to REFH in the LSB sub-array. The generated voltage 
change on the common node of the MSB sub-array can be expressed as 
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e ,, = ,    (5.18) 
and CLSB satisfies 
CC qLSB
−= 2 .     (5.19) 
Similarly, we may derive the voltage change on the common node of the MSB 





































=   (5.20) 
In a typical upward code transition, if the highest bit that toggles is the j-th bit, all 
the lower bits reset from 1 to 0. In the case of j≤q, the bit toggling only occurs in the 
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In the case of j>q, the bit toggling extends to the MSB sub-array, and thus both Equa-
























































































+−=−=   (5.24) 
Integrating the DNL values over the full scale input range, we may obtain the GE 
(the linear global INL) with end-point fit as 
























































which can thereafter be rectified through GE correction. Note that in many cases 
when onchip calibration is not available, GE correction could involve backward fit-
ting of the targeted linear A/D transfer function towards the measured gain curve and 
recalculation of the nonlinearity parameters against the new target. The analyses here, 
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on the other hand, aim to reveal the theoretical conversion characteristics in general. 
Hence the ideal A/D transfer function defined by Equation 5.3 is always used as the 
reference, and the GE factor is processed through another operation, whereby it is lin-
early subtracted from the nonlinearity parameters. Termed GE compensation in this 
work, the operation serves to shelve the linear global error so as to manifest local ones. 
Observing the DNL values given by Equations 5.22 and 5.24, and applying the GE 
compensation, we may obtain the local INL as 




















−×±= ,  (5.26) 
where the approximation form is valid if p and q are close and es, LSB is reasonably 









−Δ +−= ,   (5.27) 
which is obtained by evenly distributing the GE (derived with end point discontinui-
ties ignored) among all codes that take part in the integration. 
From the above discussions, it can be concluded that unlike Cs, MSB which only in-
troduces a linear GE, Cs, LSB can produce local INL errors and thereby should be mini-
mized. 
c) Bit mismatch in a scaled array 
Assume that the mismatch occurs on the i-th bit of the scaled capacitor array in 
Fig. 5.4, and the erroneous value is given by 
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( ) CeCeCk qiLSBiii −⋅=⋅=⋅− 21 .   (5.28) 
In the case of i>q, the result resembles that of the mismatch in an intrinsic binary 
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112 ,  (5.31) 
if the i-th capacitor switches downwards. The minimum DNL is bounded by −1 and 
will spread over to the subsequent codes if it exceeds this limit. The GE is given by 









1 .  (5.32) 













1 ±≈+−×±= .  (5.33) 
In the case of i≤q, the array behaves similarly but the A/D transfer characteristic is 
partitioned by Csc into repeating units, each of which takes the code span of the LSB 
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21 ,    (5.34) 
if the i-th bit is not involved in the switching, or the highest bit that toggles is in the 













221 ,    (5.35) 













221 ,    (5.36) 
if the i-th bit switches downwards and the highest bit that toggles is in the LSB sub-
array. 
Note that in each code span of the LSB sub-array, there is one less DNL peak de-
fined by Equation 5.36 than by Equation 5.35, the missing peak being canceled out by 
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when ignoring the end code discontinuities. 
The local INL value depends on the location of corresponding DNL peak within 
each code span of the LSB sub-array. After the global GE compensation, the maxi-











2 .   (5.39) 
It is worth mentioning that in Equations 5.34, 5.35, 5.36 and 5.39, the impact of 
the erroneous factor ei to the numerators is modified by 2−q due to the scaling topol-
ogy. The unit capacitors in the LSB sub-array, on the hand, are scaled up from CLSB 
by 2q. Therefore, compared to an intrinsic binary array with the same Cn, the require-
ment for the mismatch factor ki is not relaxed, but becomes easier to accomplish. 
d) Csc mismatch in a scaled array 
Assume Csc has the value of 
( )CeCeCCkC scqLSBscscsc −+=+== 21 .   (5.40) 
Following the same procedure, we may obtained the DNL values as 









,   (5.41) 
if the highest bit that toggles is in the LSB sub-array; and 









,  (5.42) 
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if the highest bit that toggles is in the MSB sub-array. 
The GE when ignoring the end code discontinuities is given by 









.   (5.43) 
Use this value for the GE compensation and we may obtain the local INL as 













,  (5.44) 
where the approximation form is valid if p and q are close and esc is reasonably small.  
5.3.3 Layout Considerations 
It can be concluded from the analyses in the previous subsection that the scaling 
topology has effectively unloaded the matching challenges for the lower q bits. Most 
of the effort can then be put into the laying out of Csc and the upper p bits. Since the 
bit size to be considered is much reduced, good matching result can be achieved with 
relatively small footprint. 
In this work, the 12-bit capacitive DAC is divided into two 6-bit sub-arrays. The 
unit capacitor is chosen to be 1 pF, whose layer composition is depicted in Fig. 5.5. 
Given that the common nodes of both sub-arrays are sensitive to stray errors whereas 
the switching nodes are not, the former are constructed using Poly 2, and are sand-
wiched and shielded by the latter, which are formed by both Poly 1 and Metal 2. The 
irregular shape of the Metal 2 plate is due to the design rule restriction. Narrow Metal 
1 traces route beneath the Metal 2 shields and connect the Poly 1 plates together to 
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form the two common nodes. Via stacks at the four corners of each unit capacitor 
serve to stitch the top and bottom shielding plates together and provide upper layer 
taps that are used to wire the switching nodes above Metal 2. Hence, all sensitive 
nodes are laid out in a fixed pattern and isolated from the irregular interconnections. 
The unit capacitors are then placed in a 16×8 matrix and connected in a common-
 
Figure 5.5: Layer composition of the unit capacitor (not to scale). 
Figure 5.6: The common-centroid layout of the capacitor array. 
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centroid configuration to form the scaled array, as illustrated in Fig. 5.6. Placed next 
to the centroid is the scaling capacitor Csc, whose shielded (Poly 2) plate is connected 
to the common node of the LSB sub-array, given it is better protected from parasitic 
errors than the shielding (Poly 1 and Metal 2) plates. The dummy capacitor is an un-
connected unit capacitor for matching purpose. The perimeter of the entire matrix is 
enclosed by a ring of dummy capacitors to ensure topological continuity. 
An improved approach could be enclosing the Csc with the MSB sub-array matrix, 
and optimizing the matching of this matrix. The LSB sub-array, on the other hand, 
can be laid out in a less restricted manner. As aforementioned, this is because com-
pared to an intrinsic binary array with the same Cn, the lower q capacitors in the 
scaled array are enlarged by 2q while still retaining the ki specifications, substantially 
relieving the matching challenges. 
5.3.4 Static Behavioral Simulation 
The operation of the capacitive DAC within the SAR ADC consists of a sequence 
of repeating events, which are equivalent to a series of numerical operations at very 
low frequency. It is thereby convenient to describe these static behaviors using a pure 
numerical model in MATLAB and evaluate the impact of static non-idealities to the 
transfer characteristics of the DAC. Since the produced results are fully consistent 
with the analytical ones in Subsection 5.3.2, they will not be discussed in details. In-
stead, the following text will only address one example non-ideality factor and its im-
pact. 
Consider the capacitor matrix in Fig. 5.6. The outer edges of C12, C11, C6 and C5 
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are extended by floating dummy capacitors to achieve uniform process loading. These 
dummy capacitors, however, create fringing capacitances that increase the switching 
capacitances of the affected capacitors. Furthermore, the proximity of the MSB and 
LSB sub-arrays also introduces fringing capacitance between the two that equiva-
lently increases the size of Csc, even if no mismatch has occurred. Fortunately, the 
fringing factor in this case is considerably smaller than the outer edge one for the 
floating dummy capacitors, because much of the fringing field is effectively blocked 
by the Metal 2 and Poly 1 shields that are tied to a fixed potential. 
Assume the fringing factor for the floating dummy capacitors is 0.02 fF/µm, and 
for the sub-array interface is 0.004 fF/µm, and we may obtain the simulated static 
nonlinearities of the DAC as shown in Fig. 5.7. The peak DNL and INL are approxi-
mately ±0.2 LSB and ±0.3 LSB, respectively. Note that such nonlinearities are largely 
induced by perimeter discontinuities. An improved solution could be biasing the outer 




















Figure 5.7: Simulated DAC nonlinearities due to fringing capacitances. 
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edge dummy capacitors to a fixed potential such that the associating fringing capaci-
tances are no longer part of the switching capacitances, but only stray errors on the 
two common nodes of the capacitor array. 
5.4 The SAR Logic and Timing Sequence Modules 
The SAR logic circuit for two consecutive bits is shown in Fig. 5.8. The upper 
row of D flip-flops forms a shift register that activates the logic operations for every 
following bit at each rising edge of the CLK signal. When activated, the respective D 
flip-flop in the lower row calculates the current bit of digital input to the DAC based 
on the comparator output (CMP_OUT). The result is then latched to the DAC in the 
next CLK cycle. 
The timing sequences that drive the SAR logic are generated onchip and shown in 
Figure 5.8: Simplified circuit diagram of the SAR logic module. 
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Fig. 5.9. 3 out of 16 CLK periods in each ADC cycle are dedicated to signal sampling, 
and the rest to data conversion. The resultant η (approximately 0.8) combined with 
Inequality 3.13 gives a minimally required PGA bandwidth of 5 kHz. 
5.5 The Relaxation Oscillator 
In addition to the crystal driver, a less accurate but more power conserving relaxa-
tion oscillator is included for the less demanding QRS detection applications. Resem-
Figure 5.9: Implemented SAR timing sequences. 
 
Figure 5.10: Simplified circuit diagram of the relaxation oscillator.
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bling the operation of a 555 timer, the oscillator charges a capacitor with a fixed cur-
rent and resets it once the voltage has reached the predefined threshold (see Fig. 5.10). 
Both the current source and the voltage threshold are sourced from an accurate refer-
ence generator, and the oscillator can operate at 30 kHz with a wide supply range of 




6.1 Sensor Interface Circuits 
The proposed sensor interface circuits were fabricated and verified in AMS 0.35-
µm CMOS baseline process, chip microphotograph being shown in Fig. 6.1. The test 
results were published in [1] and [2], and are briefly summarized in this chapter. 
 
Figure 6.1: Microphotograph of the sensor interface chip. 
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Fig. 6.2 plots some of the measured parameters for the frontend amplifiers. In (a), 
frequency response curves with different bandwidth settings are shown. The high-pass 
corner frequency proves to be tunable from 4.5 mHz to 3.6 Hz, and the low-pass cor-
ner frequency from 31 Hz to 292 Hz; both of which provide sufficient tuning range to 
fulfill different application requirements and compensate for potential process varia-
tions. In (b), frequency response curves with different gain settings are shown. The 
mid-band gain values are measured to be 45.6 dB, 49 dB, 53.5 dB and 60 dB, respec-
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Figure 6.2: Measured performance of the frontend amplifiers. 
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observed. (c) shows the input-referred noise spectrum when the low-pass cutoff is set 
at 292 Hz. Integrating it over the effective noise bandwidth (from 0.05 Hz to 460 Hz, 
assuming single pole system) gives 2.5 µVrms of input-referred rms noise. (d) shows 
the total harmonic distortion (THD) in percentage against the normalized output 
swing. The curves from top to bottom correspond to high-pass cutoffs at 3.6 Hz, 2.2 
Hz, 1.4 Hz, 0.25 Hz, and 4.5 mHz, respectively. Evidently, the proposed frontend ar-
chitecture and the fully balanced pseudo-resistor structure have managed to keep the 
THD below 0.6% even at full output swing. Note that the measured harmonic power 
contains both that from the actual tones and that from noise. At small output level 
when distortions are overwhelmed by the noise floor, the THD curves display as a 
straight noise-to-signal line. At higher output level when distortions begin to manifest, 
the THD curves deviate from the straight line and fit towards the actual THD values. 
Also observed from the plot is that the deviation initiates at smaller output level when 
the cutoff frequency is set at higher values. This is because the pseudo-resistors in 
such cases are biased to produce smaller resistance, whose nonlinearity has more se-
vere interference with the reactance of the loop capacitors in the frequency band of 
interest. 
Fig. 6.3 plots some of the measured parameters for the SAR ADC. Summarized in 
(a) are the static nonlinearity test results, wherein the upper diagram shows the DNL, 
and the lower one shows the INL, both obtained from code density statistics. The 
worst-case DNL is within +0.8/−0.6 LSB, and INL within ±1.4 LSB. Though distorted 
by other nonlinearity factors, the INL plot still reveals the vague trend as predicted in 
Fig. 5.7. Shown in (b) is the 32768-point Fast Fourier transform (FFT) result when the 
ADC is fed with an 11-Hz, 0.95-Vp-p sinusoidal input. The measured spurious-free 
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dynamic range (SFDR) is 74 dB. The calculated signal-to-noise-plus-distortion ratio 
(SNDR) is 63 dB, corresponding to 10.2 effective-number-of-bits (ENOB). 
Table I summarizes the key design parameters of the implemented sensor inter-
face circuits. Operated at 1-V supply, the single chip solution provides various opera-
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Figure 6.3: Measured performance of the SAR ADC. 
Table 6.1: Design parameters of the sensor interface chip. 
Parameter Value 
Process Technology 0.35-µm CMOS baseline 
Supply Voltage 1.0 V 
Frontend Current 33 ~ 337 nA 
Frontend Input Impedance > 100 MΩ @ 10 Hz 
Frontend Gain 45.6 / 49 / 53.5 / 60 dB 
−3 dB High-pass Cutoff 4.5 mHz ~ 3.6 Hz 
−3 dB Low-pass Cutoff 31 ~ 292 Hz 
Frontend Noise (Input Referred) 2.5 µVrms (0.05 ~ 460 Hz) 
Frontend NEF 3.26 
Frontend THD @ FS Output < 0.6% 
Frontend Dynamic Range 57 dB 
Frontend CMRR ≥ 71.2 dB (Below 300 Hz) 
Frontend PSRR ≥ 84 dB (Below 300 Hz) 
ADC Sampling Frequency 1 kS/s 
ADC DNL +0.8/−0.6 LSB 
ADC INL ±1.4 LSB 
ADC SFDR 74 dB 
ADC SNDR 63 dB 
ADC ENOB 10.2 
Jitter (Relaxation Oscillator) < 3 µsrms 
Total Power 445 ~ 895 nW 
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mum band QRS detection mode and the full band ECG acquisition mode. The former 
mode sets the frontend low-pass cutoff to 31 Hz and uses the power conserving re-
laxation oscillator as the clock source. The measured rms jitter from the relaxation 
oscillator is less than 3 µsrms, 3 times of which produces less than −60 dBFS of track-
ing error, and less than 10 ppm of typical QRS timing error. The power consumption 
in this case is minimal and measured to be 445 nW. The latter mode sets the pass-
band to its full capacity of 4.5 mHz to 292 Hz and uses the more accurate crystal 
driver as the clock source. Such configuration provides the highest fidelity for diag-
nostic grade ECG recording, and requires no higher than 895 nW of power consump-
tion. 
6.2 Wearable ECG Device Prototype 
Upon successful design verification, the ECG sensor interface chip was used to 
build the ECG plaster prototype as shown in Fig. 6.4. On this wearable device, ECG 
signals are captured, conditioned and digitized by the sensor interface; the produced 
raw data are then preprocessed and either stored locally to a micro SD card or sent out 
Figure 6.4: ECG plaster prototype with ECG sensor interface chip. 
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to base stations or routers over ZigBee radio. 
Fig. 6.5 shows two traces of Lead-II ECG recorded by the plaster device. Each 
square measures 1 mm by 1 mm. The upper trace was taken in the full band acquisi-
tion/diagnostic mode, and the lower one in one of the minimum band QRS detec-
tion/monitoring modes. Note how the high-pass setting in the latter case distorts the T, 
U and P waves. It should therefore be avoided in formal diagnoses. In QRS detection 
applications, however, an increased high-pass cutoff as such may be used with caution, 
since it offers better baseline filtering yet brings little impact to the QRS peaks. Com-
paring the two traces on high frequency tones, we may infer that majority of the ECG 
energy resides below 30 Hz, as no apparent information loss or distortion is observed 
on the minimum band trace. 
 




Good healthiness, both physically and mentally, has been one of the eternal quests 
ever since human civilization came into existence. While it may take different mean-
ings for different individuals at different times, the advance of today’s microelectronic 
and bioengineering technology has undoubtedly created more options that intend to 
provide means and convenience to such quest. In this work, we have demonstrated an 
example approach whereby ultra-portable personal telemetric medical devices, or 
more specifically wearable ECG sensors, become well feasible. 
Operated at 1-V supply, the proposed single channel ECG chip consumes only 
445 nW in the minimum band QRS detection mode, and 895 nW in the full band ECG 
acquisition mode, featuring the world’s first sub-µW ECG sensor interface. The ultra-
low power consumption is a combined product of the subthreshold biasing scheme 
that offers the highest transconductance efficiency, and the optimal system partition-
ing that is derived from the most efficient S/H duty ratio. 
Some of the key innovations in this work include the fully balanced cross-coupled 
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tunable pseudo-resistor structure that overcomes the tradeoff between tunability and 
electrical balance as embedded in most of conventional pseudo-resistor solutions; and 
the “flip-over-capacitor” gain control scheme that rectifies the low frequency gain in-
terruption problem due to the finite off-state resistance of the gain switch. 
With the successful verification of the single channel ECG sensor interface design, 
the next step would be extending to the 12-lead ECG solution and further supporting 
other forms of physiological signals. Prior to that, a few improvements over the cur-
rent design may be considered. First, the analog frontend could upgrade to a fully dif-
ferential topology, which produces more balanced input loading. Second, each high 
impedance node biased by pseudo-resistors should be paired with a reset facility that 
assists fast and reliable settling. Third, a right leg driver (DRL) circuit could be added 
to actively suppress common-mode interferences, and in particular the power line 
noise. 
As mentioned at the beginning of this dissertation, concerned with population age-
ing and life quality, people are becoming increasingly aware of prevention-oriented 
personal telemetric healthcare. The fast booming of microelectronic technology, ma-
terial and biomedical sciences today has been actively paving the path into this new 
territory. Therefore, we can expect more and more innovations that may gradually re-
shape our way of life for the years to come. 
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